A Synthesis Tool for the Multiplierless Realization of Fir-Based Multirate Dsp Systems

gdc.relation.journal 2000 IEEE International Symposium on Circuits and Systems (ISCAS) en_US
dc.contributor.author Yurdakul, Arda
dc.date.accessioned 2019-06-28T11:12:00Z
dc.date.available 2019-06-28T11:12:00Z
dc.date.issued 2000
dc.description.abstract In this study a synthesis tool using a novel multirate folding technique which handles each FIR filter in a multirate DSP system as a single node is developed. A new architecture is presented for the multiplierless realization of a fold of multirate FIR filters. This synthesizer fully exploits the redundancies (i.e. `idle' and `missing' cycles) and common terms in multirate systems without sacrificing from overall system quality to produce multiplierless multirate systems. It also enables the usage of a single clock for all parts of the circuit. en_US]
dc.identifier.citationcount 0
dc.identifier.doi 10.1109/ISCAS.2000.858690 en_US
dc.identifier.issn 0271-4310 en_US
dc.identifier.issn 0271-4310
dc.identifier.scopus 2-s2.0-0033702736 en_US
dc.identifier.uri https://hdl.handle.net/20.500.12469/1754
dc.identifier.uri https://doi.org/10.1109/ISCAS.2000.858690
dc.language.iso en en_US
dc.publisher IEEE en_US
dc.relation.ispartof 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)
dc.rights info:eu-repo/semantics/openAccess en_US
dc.title A Synthesis Tool for the Multiplierless Realization of Fir-Based Multirate Dsp Systems en_US
dc.type Conference Object en_US
dspace.entity.type Publication
gdc.author.institutional Yurdakul, Arda en_US
gdc.bip.impulseclass C5
gdc.bip.influenceclass C5
gdc.bip.popularityclass C5
gdc.coar.access open access
gdc.coar.type text::conference output
gdc.description.department Fakülteler, Mühendislik ve Doğa Bilimleri Fakültesi, Bilgisayar Mühendisliği Bölümü en_US
gdc.description.endpage IV-72
gdc.description.publicationcategory Konferans Öğesi - Uluslararası - Kurum Öğretim Elemanı en_US
gdc.description.startpage IV-69 en_US
gdc.description.volume 4 en_US
gdc.identifier.openalex W2110926163
gdc.identifier.wos WOS:000088844700018 en_US
gdc.oaire.diamondjournal false
gdc.oaire.impulse 1.0
gdc.oaire.influence 2.663104E-9
gdc.oaire.isgreen true
gdc.oaire.keywords N/A
gdc.oaire.popularity 2.9342007E-10
gdc.oaire.publicfunded false
gdc.oaire.sciencefields 0202 electrical engineering, electronic engineering, information engineering
gdc.oaire.sciencefields 02 engineering and technology
gdc.openalex.fwci 0.269
gdc.openalex.normalizedpercentile 0.22
gdc.opencitations.count 0
gdc.plumx.mendeley 3
gdc.plumx.scopuscites 1
gdc.scopus.citedcount 1
gdc.wos.citedcount 0
relation.isOrgUnitOfPublication b20623fc-1264-4244-9847-a4729ca7508c
relation.isOrgUnitOfPublication.latestForDiscovery b20623fc-1264-4244-9847-a4729ca7508c

Files

Original bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
A synthesis tool for the multiplierless realization of FIR-based multirate DSP systems.pdf
Size:
322.8 KB
Format:
Adobe Portable Document Format
Description: